Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 13529
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Equivalent of AHB eVC in system verilog

archive

Hi,

Is anybody aware of an AHB verification component in system verilog similar to the AHB eVC in specman?

I am not sure if there is one in cadence's verification component list.

Thanks in advance.

Rgds


Originally posted in cdnusers.org by danyuk7

  • Cadence is providing SystemVerilog enabled versions of the AHB (and other) eVCs.
    As you may be aware, Cadence has enhanced the eVC technology into a language neutral one called UVC - Universal Verification Components. These can be written in e, SystemVerilog, or SystemC, even a mixture of languages! Have a look at the IPCM documentation to see how it works.

    Talk to your local Cadence AE or sales guy about the SV enabled AHB UVC and they can help you.

    Regards,
    Steve.


    Originally posted in cdnusers.org by stephenh

  • Steve,

    Thanks for the information.

    I will talk with the local cadence AE.

    Rgds,
    Suresh


    Originally posted in cdnusers.org by danyuk7

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.