• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. "Automatic" keyword supported in NCverilog6.1?

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 64
  • Views 7267
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

"Automatic" keyword supported in NCverilog6.1?

archive
archive over 18 years ago

Hello All, Do the system verilog keyword "automatic" is supported in ncverilog ver 6.1? I tried the following code program automatic test(FIFO_INF.TEST FIFO_INF_U1) // code endprogram The above gave me error, then i tried removing automatic, then the program worked fine. So want to know automatic" keyword is suported or not. Thanks & Regards, Quest Team


Originally posted in cdnusers.org by sundar_80
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Hello Steve,
    Thanks a lot for your reply and from your code i can understand clearly how we can achieve program automatic behavior.
    The basic reason for my query was in "SystemVerilog for Verification" by Chris Spear book, all the example program block contained "program automatic" when i tried to execute the same program in both cadence and modelsim the simulator gave error, so i was under the impression that modelsim and cadence doesn’t support automatic yet. But i have not tried the same example in VCS, anyways thanks a lot for your explanation.

    Sundar


    Originally posted in cdnusers.org by sundar_80
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Hello Steve,
    Thanks a lot for your reply and from your code i can understand clearly how we can achieve program automatic behavior.
    The basic reason for my query was in "SystemVerilog for Verification" by Chris Spear book, all the example program block contained "program automatic" when i tried to execute the same program in both cadence and modelsim the simulator gave error, so i was under the impression that modelsim and cadence doesn’t support automatic yet. But i have not tried the same example in VCS, anyways thanks a lot for your explanation.

    Sundar


    Originally posted in cdnusers.org by sundar_80
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information