Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 749
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

About URM/UVC

archive

Hello....... As per I know UVC has three layers: Layer 1: Contains BFM, Monitor Layer 2: Contains Sequence driver, Monitor Layer 3: Contains Multi-channel sequence, Scoreboard I had a verification environment written using eVC with eRM based, and I want to change the env. into system verilog env. with URM based. And I want to keep all eVC intact, so at which layer we have to change so that it become a system verilog env. with uRM based


Originally posted in cdnusers.org by vlsi_dude

  • Hi dude,

    You are correct on the layers. If you have a well defined eVC and you want to convert it into uRM based, you need to work with SystemVerilog at layer 3.

    Basically, every eVC has all the three layers within itself. If you need to change the control of eVC from 'e' to SV you need to work at layer 3. You do not need to change anything, you need to add some logic at layer 3 to have the eVC controlled by SV.

    There is a separate CAT for Incisive Plan to Closure. This question shall be included in that particular section as it is related to IPCM.

    Regards,
    Nilay Goyal
    eInfochips Ltd.


    Originally posted in cdnusers.org by nilaygoyal

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.