• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Byte 2 ASCII

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 64
  • Views 13603
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Byte 2 ASCII

archive
archive over 17 years ago

Hi @all,

I have a problem with the string-class. I want to do the following:
The user gives me a string, which he wants to send. Then my class will append (at the very beginning) a preamble. The user was allowed to choose the preamble himself. It consists of 8 Bit, so I have elected the byte-Type for this.
For test purposes, I have printed the whole byte, binary and decimal, and it works.

Now, I want to append this byte at the beginning, but I don't know, how I can achieve this.
For example, if the decimal value ist 48, there should be an zero, because 48 is zero in ASCII table.

Thank you very much for your help!
Sebastian


Originally posted in cdnusers.org by sebastian
  • Cancel
Parents
  • archive
    archive over 17 years ago

    I second that! As the laguage stands in itself, there are at least dozon way to achieve any given objective in SystemVerilog. And that is why methodology and class library is so important for SystemVerilog. So many of your "manangement" requirements can be handles by the class library. For example, in uRM/OVM, you would work on the abstract fields of a transacton as per your protocol and when you are done you can simple "pack" the whole transaction and pass it to the next block in the pipe using tlm channels.


    Originally posted in cdnusers.org by pjigar
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    I second that! As the laguage stands in itself, there are at least dozon way to achieve any given objective in SystemVerilog. And that is why methodology and class library is so important for SystemVerilog. So many of your "manangement" requirements can be handles by the class library. For example, in uRM/OVM, you would work on the abstract fields of a transacton as per your protocol and when you are done you can simple "pack" the whole transaction and pass it to the next block in the pipe using tlm channels.


    Originally posted in cdnusers.org by pjigar
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information