• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. struck in arithmetic

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 64
  • Views 16010
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

struck in arithmetic

archive
archive over 17 years ago

Hi Friends,
 I couldn't debug this error  while I"m working on UVC using SVCB. Can anyone help me in this regards?

   =>   j = j + 1;
    ncvlog *E BADCON:  Illegal Concatenation Syntax
Below is the rough sketch of the code:

     class my_class extends urm_bfm;
           .........
           int j;
           task my_task;
                  .........
                  j = j + 1;
            endtask
           ...........
     endclass
      
Thanks in advance,
Regards,
Jalli


Originally posted in cdnusers.org by jaally
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Hi Jalli. I'm glad it solved your problem :-)

    I think the compiler did a reasonable job of pointing you to the problem, because it reported "illegal concatenation syntax" on the first line after the opening bracket.
    In Verilog (and SystemVerilog), the curly brackets are used to define concatenation, e.g:
    assign some_2_bit_sig = { 1'b1, a_1_bit_sig };

    So the compiler saw an opening bracket, followed by some procedural code which did not fit the expected pattern.
    It's often the case for compilers (in any language) to flag an error on some line after the actual problem, simply because of the way compilers have to work.

    Hope this helps.


    Originally posted in cdnusers.org by stephenh
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Hi Jalli. I'm glad it solved your problem :-)

    I think the compiler did a reasonable job of pointing you to the problem, because it reported "illegal concatenation syntax" on the first line after the opening bracket.
    In Verilog (and SystemVerilog), the curly brackets are used to define concatenation, e.g:
    assign some_2_bit_sig = { 1'b1, a_1_bit_sig };

    So the compiler saw an opening bracket, followed by some procedural code which did not fit the expected pattern.
    It's often the case for compilers (in any language) to flag an error on some line after the actual problem, simply because of the way compilers have to work.

    Hope this helps.


    Originally posted in cdnusers.org by stephenh
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information