Stats

  • Locked Locked
  • Replies 9
  • Subscribers 64
  • Views 16002
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

struck in arithmetic

archive

Hi Friends,
 I couldn't debug this error  while I"m working on UVC using SVCB. Can anyone help me in this regards?

   =>   j = j + 1;
    ncvlog *E BADCON:  Illegal Concatenation Syntax
Below is the rough sketch of the code:

     class my_class extends urm_bfm;
           .........
           int j;
           task my_task;
                  .........
                  j = j + 1;
            endtask
           ...........
     endclass
      
Thanks in advance,
Regards,
Jalli


Originally posted in cdnusers.org by jaally
Parents

  • I nearly forgot to mention - you should always use "nchelp" as your first step in diagnosing a problem.
    In the case of your error message:
    "ncvlog *E BADCON: Illegal Concatenation Syntax"

    Try the command: "nchelp ncvlog BADCON"
    This reports some more information:

    nchelp: 06.20-s003: (c) Copyright 1995-2007 Cadence Design Systems, Inc.
    ncvlog/BADCON =
    A poorly formed concatenation was found. The syntax error is
    within the body of the concatenation.

    From there you could look in the SystemVerilog LRM, or you training materials, book etc, to see what a concatenation operator is, and find the issue that way.


    Originally posted in cdnusers.org by stephenh
Reply

  • I nearly forgot to mention - you should always use "nchelp" as your first step in diagnosing a problem.
    In the case of your error message:
    "ncvlog *E BADCON: Illegal Concatenation Syntax"

    Try the command: "nchelp ncvlog BADCON"
    This reports some more information:

    nchelp: 06.20-s003: (c) Copyright 1995-2007 Cadence Design Systems, Inc.
    ncvlog/BADCON =
    A poorly formed concatenation was found. The syntax error is
    within the body of the concatenation.

    From there you could look in the SystemVerilog LRM, or you training materials, book etc, to see what a concatenation operator is, and find the issue that way.


    Originally posted in cdnusers.org by stephenh
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.