• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Introducing your Forum Moderators, Stylianos Diamantidis...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 12666
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Introducing your Forum Moderators, Stylianos Diamantidis (stelix) and Akiva Michelson (Akiva)

archive
archive over 19 years ago

Stylianos Diamantidis from Globetech Solutions (user name stelix) and Akiva Michelson from Ace Verification (user name Akiva) will be managing this forum as your moderators on issues concerning verification planning and management. Stylianos and Akiva will be promoting forum discussions through posts on modern planning challenges and approaches, as well as ensuring your questions are answered in a timely manner.

Help Stylianos and Akiva make this a useful forum by adding your insights and expertise.

Stylianos Diamantidis biography:
Stylianos Diamantidis is the Managing Director of Globetech Solutions. Prior to co-founding Globetech Solutions, Stylianos managed SGI’s systems diagnostics group, spanning across servers, supercomputers, and high-end graphics product lines. His current areas of interest include advanced design verification methodologies, embedded systems, silicon test, debug and diagnosis. Stylianos holds a BEng from the University of Kent at Canterbury, UK and a MS in Electrical Engineering from Stanford University, USA.

Akiva Michelson biography:
Mr. Michelson, CTO of Ace Verification, has specialized in functional verification of HDL designs for the past nine years. During that time, he developed breakthrough methods for design and execution of verification projects with high quality, in a timely and predictable schedule. His experience verifying over a dozen projects in Digital Semiconductor (1996-1998) and Intel Corporation (1998-2004) has allowed him to design, collect and improve verification patterns which are used by many designs around the world. He lives in Israel with his wife and four children.


Originally posted in cdnusers.org by Administrator
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information