Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 13053
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

eRM to URM

archive

Hello....... As per I know UVC has three layers: Layer 1: Contains BFM, Monitor Layer 2: Contains Sequence driver, Monitor Layer 3: Contains Multi-channel sequence, Scoreboard I had a verification environment written using eVC with eRM based, and I want to change the env. into system verilog env. with URM based. And I want to keep all eVC intact, so at which layer we have to change so that it become a system verilog env. with uRM based. Also i have gone thru the URM IPCM document in which they have written that we can make a wrapper between e methods and system verilog tasks. Can any one explain this point. What I understand that I have to write BFM/Monitor in system verilog and using the API I can interface with the e BFM/Monitor. Please correct me if I am wrong. Thanks


Originally posted in cdnusers.org by vlsi_dude

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.