• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. What are the different types of verification?

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 64
  • Views 15957
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

What are the different types of verification?

archive
archive over 17 years ago

Can anybody tell me what are the different types of verification currently in used?

Thanks in advance.


Originally posted in cdnusers.org by dipakg
  • Cancel
  • archive
    archive over 17 years ago

    Nobody knows answer of this post....!!!
    Please reply me if anyone knows it please.........

    Thanks.


    Originally posted in cdnusers.org by dipakg
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Well, it's a very open question that you asked!
    Like asking how long is a piece of string...


    Originally posted in cdnusers.org by stephenh
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Ok now let's see... Functional Verification, Formal Verification, Assertion-based Verification, FPGA Emulation, Code coverage, just to name a few. You could write 10 books on each of them :-)


    Originally posted in cdnusers.org by thinkverification
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Hi Steve,

    I know it's very open question but in interview it was asked me.
    What are types of verification ? Now tell me what do I reply to interviewer.

    thinkverification,

    I don't want to write any books on that or so. I just want to pass an interview. I don't want to lose chance again.

    I am asking that types of verification we used to verify the chip. Let's say we verified the structure(So called structure based verification), we verified the functionality (Functional verification), RTL-gate level(Gate level verification)....etc. Is this make sense?

    Please help me.

    Thanks,
    Dipak


    Originally posted in cdnusers.org by dipakg
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    alright.. here we go. Did some quick searching for you.

    http://en.wikipedia.org/wiki/Functional_verification
    http://en.wikipedia.org/wiki/Formal_verification
    http://electronicdesign.com/Articles/Index.cfm?AD=1&ArticleID=1625
    http://chipdesignart.wordpress.com/2007/12/13/gate-level-simulation-mock-interview/


    Originally posted in cdnusers.org by thinkverification
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information