• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. vr_ad with reserved bits but writable

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 13363
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

vr_ad with reserved bits but writable

archive
archive over 17 years ago

Hi 'e' folks,

I'm working in the verification of a SOC using vr_ad last version:

reg def BLABLA_0 BLA_REGS 0x01 {
    reg_fld unused  : uint(bits:28) : R: 0:cov;
    reg_fld foo : uint(bits:4):RW:0:cov;
    set_static_info() is {
       static_info.compare_mask = 0xFFFFFFFF;  // compare up to 32 bits
       static_info.description = "Control Reg";
 };

In my test, I perform write -read access on my register: the thing I do not understand , Why the write value chosen by bfm unit does not take care of the fact that unused is R (read only).

Actually, the write value is 0x5e006a9 and of course I collect a dut error due to a mismatch because my unused is R on a spec point of view but writable in DUT.

Have you some hint to constrain the ability to :
perform write with appropriate width on such register (R reg_field and RW reg fields)
and perform read with appropriate width when you have W reg fields and RW reg_fields

Cheers 

Fred


Originally posted in cdnusers.org by e_vangelist
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Posted By e_vangelist on 1/29/2008 11:00 AM
    Thanks Yaron for your input.

    I forgot to mention that we tends to choose registers randomly and not necessary perform all the bunch of it.
    I went for a reformatting of the written value according to the wr mask: works perfectly !

    cheers

    by the way, congratulations for your website: it is pleasant and funny!


    Thanks!


    Originally posted in cdnusers.org by thinkverification
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Posted By e_vangelist on 1/29/2008 11:00 AM
    Thanks Yaron for your input.

    I forgot to mention that we tends to choose registers randomly and not necessary perform all the bunch of it.
    I went for a reformatting of the written value according to the wr mask: works perfectly !

    cheers

    by the way, congratulations for your website: it is pleasant and funny!


    Thanks!


    Originally posted in cdnusers.org by thinkverification
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information