• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Specman DUT error:

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 64
  • Views 14887
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Specman DUT error:

archive
archive over 17 years ago

The protocol checkers suppose to work after transaction starts,
But getting fail even before transaction starts.

i.e.,It is checking before any actual transaction starts, with out any
events triggered that were supposed to trigger the protocol checks.

following error massage:

*** Dut error at time 60
Checked at line 81 in @X_xyz_protocol_checker
In X_xyz_monitor_u-@41 (unit: sys.xyz_evc.bus_monitor):

ERR_READ_XZ
Read went to X or Z during Address Phase

what could be the resone?.



Thanks in advance

Regads,
-Balram Naik



Originally posted in cdnusers.org by balram.naik
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Hi pjigar and Y,


    Below, A small piece of protocol check code.

    expect true((env.smp.sig_read.has_x() == FALSE) and
    (env.smp.sig_read.has_z() == FALSE)) @normal_address_phase
    else dut_error("ERR_READ_XZ\n",
    "Read went to X or Z during Address Phase");

    Here, normal_address_phase is a event, This event is emitted at the rising edge of clock at the start of each
    Address Phase.

    And HDL ports properly placed and in the wave forms, what i am getting are correct only.But in the specman console window getting error.

    Here Protocol checks are starting at when simulation starts, but actually it is suppose to start with respect to event emit.

    -M.B Naik







    Originally posted in cdnusers.org by balram.naik
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Hi pjigar and Y,


    Below, A small piece of protocol check code.

    expect true((env.smp.sig_read.has_x() == FALSE) and
    (env.smp.sig_read.has_z() == FALSE)) @normal_address_phase
    else dut_error("ERR_READ_XZ\n",
    "Read went to X or Z during Address Phase");

    Here, normal_address_phase is a event, This event is emitted at the rising edge of clock at the start of each
    Address Phase.

    And HDL ports properly placed and in the wave forms, what i am getting are correct only.But in the specman console window getting error.

    Here Protocol checks are starting at when simulation starts, but actually it is suppose to start with respect to event emit.

    -M.B Naik







    Originally posted in cdnusers.org by balram.naik
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information