• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Hardware/Software Co-Development, Verification…
  3. ncelab: *F,INTERR: INTERNAL ERROR while running ncsc_run...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 49
  • Views 1710
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ncelab: *F,INTERR: INTERNAL ERROR while running ncsc_run on a systemC & verilog design

Shailendra
Shailendra over 16 years ago

 Hi,

I have a design which have a verilog Top & hirrarchical systemC modules instantiated in it.

Now while running the elaboration for this deesign I am getting crash in NCELAB.

It is not giving any error & no stack dump is also generated.

I am using the following command where I am getting this crash

ncsc_run \
                  -access rwc \
                  -MESSAGES $VERBOSE \
                  -loadsc $ID_DATA_DIR/libncsc_model.so \
                  -TOP ncvlog_lib.testbench:module 

 

Here I am loading the systemC modules thru dynamic library & TOP is a verilog Top module "testbench"

Please provide some options thru which I can debug this error.

I am using following version of NCSIM

TOOL: ncelab  06.11-s004

OPERATING SYSTEM: Linux 2.6.9-42.ELsmp #1 SMP Wed Jul 12 23:32:02 EDT 2006 x86_64

MESSAGE: xst_isprot - default

 

Regards,

Shailendra 

  • Cancel
Parents
  • Shailendra
    Shailendra over 16 years ago

    Hi Mickey,

    I am not using GUI mode.

    I am simply running in cmd mode. The problem is I can't share code.

    The design have a Top level Verilog in which a systemC instance is instantiated with mutiple systemC instances in it.

    As I am using ncsc_run for compiling I am looking for some option or help thru which I can generate some stack trace & can look into the issue.

    Can you please suggest certain options which I can use to get some more error messages or some hit & trials.

    It will be a great help for me.

     

    Regards,

    Shailendra

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Shailendra
    Shailendra over 16 years ago

    Hi Mickey,

    I am not using GUI mode.

    I am simply running in cmd mode. The problem is I can't share code.

    The design have a Top level Verilog in which a systemC instance is instantiated with mutiple systemC instances in it.

    As I am using ncsc_run for compiling I am looking for some option or help thru which I can generate some stack trace & can look into the issue.

    Can you please suggest certain options which I can use to get some more error messages or some hit & trials.

    It will be a great help for me.

     

    Regards,

    Shailendra

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information