Stats

  • Locked Locked
  • Replies 3
  • Subscribers 49
  • Views 4660
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is it possible for VHDL to use a verilog/systemverilog package ?

Xinwei

 Hi all,

 I want to know if I compile one systemverilog package in a library, then in vhdl side, can it access the element in this package ? 

For example .

//file pkg.sv

package pkg;

const int a =10;

endpackage

 

// //file  tb.vhd

library pkg_lib;

use pkg_lib.pkg.all;

......

 

I compile it by

'irun -makelib pkg_lib pkg.sv -endlib'  

'irun -reflib INCA_libs/pkg_lib tb.vhd '

 

I got the error complaining the package pkg cannot be found in the library.  I want to know whether it is impossible to access a systemverilog package from the VHDL code , or I missed something ?  Thanks a lot !

Best regards, 

Xinwei 

Parents
  • Hi Stephen and Jason，
     
    Thanks for your reply.
     
    By the way, I have another question related to the package access (Or It is not only for pkg, but for the common access).
     
    For example,
     
    I have a source file src.sv that has a line "import pkg1::*;".   The pkg1 is defined in the file pkg1.sv.  Then I compile it by the following way:
     
    irun -c pkg1.sv -makelib lib1 src.sv -endlib
     
    In this situation, pkg1 is invisible for src.sv that compiled into lib1.  I know how to workaround this problem. But I still want to ask do you do this on purpose or maybe you can improve this to make pkg1.sv visible to src.sv even if it is compiled into a library.
     
    Please correct me if I misunderstand anything.
     
    Thanks and best regards,
    Xinwei
Reply
  • Hi Stephen and Jason，
     
    Thanks for your reply.
     
    By the way, I have another question related to the package access (Or It is not only for pkg, but for the common access).
     
    For example,
     
    I have a source file src.sv that has a line "import pkg1::*;".   The pkg1 is defined in the file pkg1.sv.  Then I compile it by the following way:
     
    irun -c pkg1.sv -makelib lib1 src.sv -endlib
     
    In this situation, pkg1 is invisible for src.sv that compiled into lib1.  I know how to workaround this problem. But I still want to ask do you do this on purpose or maybe you can improve this to make pkg1.sv visible to src.sv even if it is compiled into a library.
     
    Please correct me if I misunderstand anything.
     
    Thanks and best regards,
    Xinwei
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.