Hardware/Software Co-Development, Verification and Integration

Latest Posts

Discussion

Is vector replay supported on Palladium?

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 14257 views
Discussion

Simulation topics also discussed in this forum now

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 18 years ago

0 replies • 13287 views
Discussion

Generating Waveforms in Palladium

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 15134 views
Discussion

Xtreme run modes?

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
updated over 19 years ago by archive

3 replies • 14993 views
Discussion

Is System Verilog is supported in Palladium?

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
updated over 19 years ago by archive

1 replies • 14605 views
Discussion

Behavioural processor in Xtreme

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
updated over 19 years ago by archive

1 replies • 13908 views
Discussion

Getting Waveforms on Xtreme Box.

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
updated over 19 years ago by archive

2 replies • 14366 views
Discussion

Tip of the Week: Script to convert Intel SREC format to PD memory format

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 13455 views
Discussion

From Incisive Q206 Newsletter: System Validation: An In-Depth Comparison of FPGA Prototyping to Emulation at Sciworx

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 13270 views
Discussion

Error during hdlImport

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 13414 views
Discussion

From Incisive Newsletters Archive: Assertion Based Acceleration

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 13338 views
Discussion

acc_fetch_paramval_str() support in xsim/xtreme

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 603 views
Discussion

From New Incisive Q306 Newsletter Article: In-depth look: Using SystemVerilog DPI with the Incisive Xtreme Server

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 13492 views
Discussion

From Incisive Newsletter Acrhive: Keys to Simulation Acceleration and Emulation Success

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 13340 views
Discussion

Read-Modify-Write using Xtreme Memory Compiler (+mc), Release 5.3.x

Category: Hardware/Software Co-Development, Verification and Integration

By archive

$usertype
•
started over 19 years ago

0 replies • 13439 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.