• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. can LEC provide cdc check?

Stats

  • Locked Locked
  • Replies 9
  • Subscribers 65
  • Views 18979
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

can LEC provide cdc check?

zhiweiwu0318
zhiweiwu0318 over 16 years ago

Who can kindly tell me which rule is cdc(cross domain check) in LEC? i can't find any clue in the document.

by the way, i used IFV for cdc, but it can't provide all un-synchronizer singals, oops!

  • Cancel
Parents
  • arthurwu
    arthurwu over 16 years ago

    Thank you for your detailed reply, i got your meaning, but still has 2 questions:
    1. Can't EDA tool extract clock automatically?  which benefit can i get if i use "read sdc" command instead?
    2. So you suggest the user-defined synchronization rules instead of pre-defined rules? Why? I always believe the default is the best if you are not familiar with the tool. you know, 2 FF is the most useful synchronizer, so can i only use pre-defined rule "PRE_DFF_1" in my design?
    3. About "set clock_domain rule" command, which option is the most common?  -unknown, -derived, -noderived? -either_phase, -logic_phase? -extract buffer?

    Thank you very much!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • arthurwu
    arthurwu over 16 years ago

    Thank you for your detailed reply, i got your meaning, but still has 2 questions:
    1. Can't EDA tool extract clock automatically?  which benefit can i get if i use "read sdc" command instead?
    2. So you suggest the user-defined synchronization rules instead of pre-defined rules? Why? I always believe the default is the best if you are not familiar with the tool. you know, 2 FF is the most useful synchronizer, so can i only use pre-defined rule "PRE_DFF_1" in my design?
    3. About "set clock_domain rule" command, which option is the most common?  -unknown, -derived, -noderived? -either_phase, -logic_phase? -extract buffer?

    Thank you very much!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information