• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Unmapped point (not-mapped) in (R)

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 14921
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unmapped point (not-mapped) in (R)

artoo
artoo over 16 years ago

What does it means when Conformal finds an unmapped point that exists in the revised file (netlist) but not in the golden file (rtl)?

E.g. here is my message:

Unmapped point (not-mapped):
  (R)   1516   DFF  ... hierarchy... /ic_addr_reg_22/U$1

 

I see the always block case statement in the rtl for ic_addr_reg so it exists in rtl, and other similar structures exist which don't cause the same problem.

   always @(posedge ClkIn)
     casez({clk_qual, m_state, ic_update_addr})
       {1'b0, 4'b????,           1'b?} : ic_addr[31:3] <= #1 ic_addr[31:3] ;
       {1'b1, _M_READ_IC_ADDR,   1'b?} : ic_addr[31:3] <= #1 dma_rf_rd_data[31:3] ;
       {1'b1, _M_REREAD_IC_ADDR, 1'b?} : ic_addr[31:3] <= #1 dma_rf_rd_data[31:3] ;
       {1'b1, _M_DMA_WAIT,       1'b1} : ic_addr[31:3] <= #1 ic_addr[31:3] + 29'h1;
       default                         : ic_addr[31:3] <= #1 ic_addr[31:3];
     endcase
  • Cancel
  • croy
    croy over 16 years ago

     Hi artoo

     

    I would do 'report message -model -golden -verbose > model.rpt', to see what's happening to that flop on the golden side during modeling.

     

    Chrystian

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Aruna chowdary
    Aruna chowdary over 14 years ago

    Hi, the conformal gives those un mapped points because when it compares golden(rtl) and schematic(revised), if the pins or any Black box modules are not matched from both sides...   The reason could be : If that pin is an input or output pin at the top level :  After abstract logic of schematic, we may get a signal which is only one direction pin where as in rtl it might be bi directional. so please check the pin dimensions on both(see the schematics of both)

    Try to check by black boxing every module and try to run it once, so that we can find the source of error easily..

    Also try with not doing the abstract logic of schematic, some times tool will give some un mapped points if it is unable to map due to black boxing...

    Let me know if i am not clear..

    Regards..

     

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information