• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Encounter Write_sdf generate error with Modelsim

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 63
  • Views 15012
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Encounter Write_sdf generate error with Modelsim

rv01
rv01 over 15 years ago

Hi after having completed the P&R with timing optimization with SOC Encounter, 

we generated the .sdf for simulation with ModelSim.

We are receiving this error message after we use write_sdf command under Encounter

# ** Error: (vsim-SDF-3262  Failed to find matching specify timing constraint.

We try using write_sdf with "-version 2.1" and still get the same error message

Does any one have any hint what would be causing this issue

Thanks
r-v


  • Cancel
Parents
  • TAM1
    TAM1 over 15 years ago

    This looks like it might be a Modelsim error message so you may need to go to one of their forums to learn how to interpret it.

    In general, though, we can say that any SDF annotation record must have a matching line in the Verilog source code. If your SDF file has "(SETUP...", there has to be a $setup task in the Verilog source code. If your SDF file has "(IOPATH i o..." there has to be a "( i => o ) = (..." line in your module's specify block. Everything has to match *exactly* before the annotation will take place.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • TAM1
    TAM1 over 15 years ago

    This looks like it might be a Modelsim error message so you may need to go to one of their forums to learn how to interpret it.

    In general, though, we can say that any SDF annotation record must have a matching line in the Verilog source code. If your SDF file has "(SETUP...", there has to be a $setup task in the Verilog source code. If your SDF file has "(IOPATH i o..." there has to be a "( i => o ) = (..." line in your module's specify block. Everything has to match *exactly* before the annotation will take place.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information