• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Illegal assignment to constant

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 63
  • Views 13125
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Illegal assignment to constant

Jinzhe
Jinzhe over 15 years ago

Hi all,

       When RTL Compiler do elaborate RTL code, there are a constant value is assigned to the output port.  So I get the below error:

Error   : Illegal assignment to constant. [CDFG-131] [elaborate]
        : An assignment is made to a constant in file 'dena_asic.v'
 on line 1712.
        : A constant value cannot be the target of an assignment or be connected to an output or an inout port.
 

       How to let RTL Compiler ignore the error and contiune to do elaborate but not quit.

       I have tried the two command below, but it does not work.

       set_attribute hdl_allow_inout_const_port_connect true /
       set_attribute fail_on_error_mesg false /

 

 Many thanks

 

 

 

 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information