• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. rtl synthesis

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 63
  • Views 13965
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

rtl synthesis

vlsiproject
vlsiproject over 14 years ago

 what are the input files required for rtl synthesis using rtl compiler(encounter)???

  • Cancel
  • manrajgujral
    manrajgujral over 14 years ago

    u need to define the technology libraries that would tell the compiler about the function, timings, power, aera etc of each gate. As of now, i am using a pre defined university library.

    and yes, you would need your .v (or .sv) file as well. :)

    I am stuck with Clock Gating analysis in my RTL synthesis. I have to reduce power of my system. and theoritically i know how to do it. but whenever i am trying to use a clock gating directive, the tool wont synthesize after that. it shows me an error about "FF_Feedback " ignored. what all do i need to speciy to the consol other thatn the lp_clock_gating true directive?

    I am at a pretty basic level of RTL usage myself, but it seems DC synthsis tool is more simpler to use in this regard.

     Well, i have my project submission 2morow, so i think i wont be getting a reply anytime soon, but would still like to know this concept.

     

    manraj

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • grasshopper
    grasshopper over 14 years ago
     Hi vlsiproject,

    At a minimum

    + liberty timing libraries

    + run script

    + HDL

     but depending on what you are trying to do you could need other collateral such as

     + LEF physical libaries

    + Floorplan DEF

    + capTbl

    + Yield coefficient

    + Toggle activity file

    + worst case power libraries

    + DFT related files

    No single answer here but hopefully these helps you

     
    Gh
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information