• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Clock Gating: Pre or Post Control

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 63
  • Views 18320
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Clock Gating: Pre or Post Control

moogyd
moogyd over 14 years ago

Hi,

I am currently using lp_clock_gating_control_point set to postcontrol, simply because this was set in the the scripts I inherited.

 Are there any signficant advantages of postcontrol over precontrol?

I guess that postcontrol has a slight timing advantage, since precontrol has an additonal gate in the EN-D path.

Anything else? Which option do other users prefer or use?

Thanks,

 Steven

 

  • Cancel
  • grasshopper
    grasshopper over 14 years ago

     Hi Steven,

    timing is certainly a difference but I believe the biggest difference is observabiliy for DFT coverage purposes. Post control limits your ability to check proper operation of the CG latch if not mistaken

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • bmiller
    bmiller over 14 years ago

    I suggest you check your target standard cell library to determine what kind of clock gating cells are available.  In many cases only one type is available.  For example:

    $ grep clock_gating slow.lib
      clock_gating_integrated_cell : "latch_posedge";
      clock_gating_integrated_cell : "latch_posedge";
      clock_gating_integrated_cell : "latch_posedge_precontrol";
      clock_gating_integrated_cell : "latch_posedge_precontrol";

     In this case, you would want to use precontrol.  If you chose post-control RC would be forced to build the clock gating cell from primitive components, which is obviously not what you would want.

    Brad

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • moogyd
    moogyd over 14 years ago

    Hi,

    Brad, the library I am using contains both pre and post control integrated cells, so this is not an issue I need to consider.

    Grasshopper, I am not sure I understand your comment. I guess you mean that we will catch failts on the D input of the latch?

    Thanks for the feedback,

    Steven

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information