• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. description about these attributes

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 62
  • Views 13162
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

description about these attributes

ChInNi miSSing
ChInNi miSSing over 14 years ago

 Hi to all

can anybody please explain me about these attributes

set_attribute hdl_preserve_dangling_output_nets true /
set_attribute hdl_preserve_unused_registers true /


set_attribute delete_unloaded_seqs true /
set_attribute delete_unloaded_insts true /
set_attribute delete_flops_on_preserved_net true /
set_attribute delete_hier_insts_on_preserved_net true /

 

Waiting for u r reply

Thanking you all

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information