Stats

Locked Locked
Replies 0
Subscribers 62
Views 12956
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RTL Compiler: handling of system verilog interfaces

Is there a way to prevent RC from bitblasting SV Interfaces ? I would like to be able to write out the elaborated netlist using the write_hdl command but it seems interfaces are always exploded into individual signals.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.