• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. NCELAB sdf-annotate warning W*,SDFNMX

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 61
  • Views 5581
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

NCELAB sdf-annotate warning W*,SDFNMX

archive
archive over 19 years ago

Hi Everybody,

I have a problem with a sdf-annotated netlist during elaboration before simulating it with ncsim.

I get the following output for severall cells during elaboration:

input C,D,SN;
      |
ncelab: *W,SDFNMX (/home/xxxxx/CORELIB_sdf3.0.v,1981|6): SDF annotation on  segment 'tb_registerbank.registerbank_i.dataout_control_i.\rd_cnt_reg[1] .C'  will be ignored.



Here is the corresponding part in the Verilog-Simulation-File:

module Flip-Flop (C,D,Q,QN,SN);

output Q,QN;
input C,D,SN; //line 1981

`ifdef functional
U_FD_P_SB_NO (buf_Q,D,C,SN,1'b1);
`else
reg notifier;
U_FD_P_SB_NO (buf_Q,D,C,SN,notifier);
`endif

buf (Q,buf_Q);
not (QN,buf_Q);

`ifdef functional
`else
 specify
 (posedge C => (Q:D)) = (1,1);
 (posedge C => (QN:D)) = (1,1);
 (SN => Q) = (1,1);
 (SN => QN) = (1,1);
 $setup(posedge D, posedge C, 0, notifier);
 $setup(negedge D, posedge C, 0, notifier);
 $recovery(posedge SN, posedge C, 0, notifier);
 $hold(posedge C, negedge D, 0, notifier);
 $hold(posedge C, posedge D, 0, notifier);
 $removal(posedge SN, posedge C, 0, notifier);
// $hold(posedge C, posedge SN, 0, notifier);
 $width(posedge C, 1, 0, notifier);
 $width(negedge C, 1, 0, notifier);
 $width(negedge SN, 1, 0, notifier);
endspecify
`endif

endmodule
`endcelldefine


I have changed this cell (and the other ones, that throw that warning), to make it sdf3.0-compliant. Ncelab finds all timing-arcs within the cell (at least it prints no errors, that it doesn't find one). I have to admit, I am not quite sure which timing-arc ncelab is ignoring.

Could anyone please tell me, where the error lies in the Verilog-Simulation-File (if any) or where to find an explanation for the ncelab error codes (see title)?

Another Problem with ncelab, that I am having, is that it is also ignoring INTERCONNECT timing arcs, which are 'interfacing' with a macrocell, that was going to be simulated as a transistor-netlist (no verilog-simulation-file does exist).

I'd appreciate any help, thank you.

Bye, PNR


Originally posted in cdnusers.org by PNR
  • Cancel
Parents
  • archive
    archive over 19 years ago

    Hi,
      Not sure if I understood your problem well enough, but try:

      nchelp ncelab

    HTH
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 19 years ago

    Hi,
      Not sure if I understood your problem well enough, but try:

      nchelp ncelab

    HTH
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information