• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. RC -- how to report the hold viols ?

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 62
  • Views 3733
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RC -- how to report the hold viols ?

nozuey
nozuey over 13 years ago

Hi

I need to run a hold check on some paths to see the mutlicycle paths are working correctly, but I couldn't find the option to report the min path with report timing. -help doesn't show anything for hold check(as far as i see), and I didn't find anything in users manual and quick reference either.

How can I report the hold paths on RC ?

thanks

  • Cancel
  • grasshopper
    grasshopper over 13 years ago
    Hi nozuey, RTL Compiler does not perform hold analysis. Addressing hold issues in synthesis is counter-productive since it tends to result in excessive buffering, power, etc. I have not seen a flow with hold fixing in synthesis in quite some time. Why would you want to do this ? gh-
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • nozuey
    nozuey over 13 years ago

    yes, I'm aware that we don't run hold analysis during the synthesis, but we need to have the constraints for hold check in SDC that is passed to the backend, and I need to validate that hold constrains is properly set before handing it to the backend team.

    DC has -delay min option if I remember correctly. Does RC have the equivalent command to that ?

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • grasshopper
    grasshopper over 13 years ago
    Hi nozuey, RC does not perform hold analysis. I would suggest conformal constraint designer(CCD) for ensuring your constraints are correct, realistic and consistent. Seeing a hold violation in a report will not tell you that the constraints are correct.and/or feasible. Yes, it will confirm that some of the constraints have been interpreted. Correctness would be better verified in tools like CCD, Fishtail, etc. which are meant for such purpose. gh-
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • bmiller
    bmiller over 13 years ago

     nozuey,

     I agree with grasshopper's comments, however, I would like to make it clear that RC will accept hold related constraints and write them out with the write_sdc command.

     If you simply want to see a "hold" timing report before passing the SDC to the backend, then you should use an STA tool, such as ETS.  BTW... RC has a write_ets command to make that very simple.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information