• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. PLE adjusting in Rtl compiler

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 61
  • Views 18687
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PLE adjusting in Rtl compiler

archive
archive over 18 years ago

Hi guys,

Does anybody know how to adjust PLE setting in RTL compiler so it will be more in line with encounter results?

I heard somebody talk about it, but he is not available now.

Any help would be appreciated.

Thanks,

Manzur.


Originally posted in cdnusers.org by myazdani
  • Cancel
Parents
  • archive
    archive over 18 years ago

    GH, it is really great!

    Besides that, below is what Cadence support says about correlating PLE results during STA.

    Cristiano.

    #####
    Cristiano.
    RC has the 'write_set_load' command. This command will write out a file
    which includes a set_load for every net in the design. The user can then load
    the netlist and SDCs into the timing tool, followed by this set_load file.
    This *should* enable the timing tool to 'see' the same timing as RC PLE. That
    is, it uses the same wire delays as RC in PLE mode. RC will not tell how PLE
    does it, but it provides the value that PLE picked.
    #####


    Originally posted in cdnusers.org by clsantos
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    GH, it is really great!

    Besides that, below is what Cadence support says about correlating PLE results during STA.

    Cristiano.

    #####
    Cristiano.
    RC has the 'write_set_load' command. This command will write out a file
    which includes a set_load for every net in the design. The user can then load
    the netlist and SDCs into the timing tool, followed by this set_load file.
    This *should* enable the timing tool to 'see' the same timing as RC PLE. That
    is, it uses the same wire delays as RC in PLE mode. RC will not tell how PLE
    does it, but it provides the value that PLE picked.
    #####


    Originally posted in cdnusers.org by clsantos
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information