• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. simplify_constants

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 61
  • Views 13205
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

simplify_constants

archive
archive over 18 years ago

is there any command/combination of commands in RC which serve for simplify_constants in DC?


Originally posted in cdnusers.org by sporadic crash
  • Cancel
  • archive
    archive over 18 years ago

    Hi,
    By default, RTL Compiler performs boundary optimization during synthesis for all hierarchical instances in the design. To preserve the input and output pins of a subdesign, you can turn off the boundary optimization.

    set_attr boundary_opto false [find / -subdesign $subdsgn]


    Originally posted in cdnusers.org by Stalker
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information