• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Clock networks in RC

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 61
  • Views 13095
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Clock networks in RC

archive
archive over 18 years ago

Hi.
This question is related to myazdani's question.
I'm looking for the equivalent command of DC's "set_ideal_network" especially in connection to clock networks - as far as considering the literature, I've understood clock networks are automatically treated as ideal so I have few questions I'd be happy to get an answer on:
1. Is what I wrote correct - are clock networks automatically treated by RC as ideal?
2. How can I manually set and unset this property on any net I desire? I haven't been able to find the answer in the manual.

Thank You,
Adi.


Originally posted in cdnusers.org by adi_j
  • Cancel
Parents
  • archive
    archive over 18 years ago


    1) Yes, clock networks are ideal by default.

    2) I think you want to set the ideal_network attribute, or do set it with SDC. See the RTL Compiler
    Attribute Reference Manual

    ideal_network
    ideal_network {true | false}
    Default: false
    Read-write attribute. Sets the network of the specified driver pin to an ideal network. The pin
    must be a driving pin. This attribute propagates through combinational gates, latches, and
    hierarchical boundaries, unlike the ideal_driver attribute.....etc.


    Originally posted in cdnusers.org by galaxy_jason
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago


    1) Yes, clock networks are ideal by default.

    2) I think you want to set the ideal_network attribute, or do set it with SDC. See the RTL Compiler
    Attribute Reference Manual

    ideal_network
    ideal_network {true | false}
    Default: false
    Read-write attribute. Sets the network of the specified driver pin to an ideal network. The pin
    must be a driving pin. This attribute propagates through combinational gates, latches, and
    hierarchical boundaries, unlike the ideal_driver attribute.....etc.


    Originally posted in cdnusers.org by galaxy_jason
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information