Stats

Locked Locked
Replies 2
Subscribers 61
Views 13699
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Buffer constant nets in RC

Hi guys,

Some of my output pins are tied to ground, and that is causing problems in extraction. In dc_shell you could insert inverters/buffers in the constant lines to prevent this problem. I think it used to be called set_fix_multiple_port_nets or something with a buffer_constants option.

Does RC have such capability or an attribute we could set?

Thanks,

Originally posted in cdnusers.org by myazdani

archive over 18 years ago

There is a utility called insert_tiehilo_cell to replace constant nets with tie cells. To use it, you need to source the load_etc.tcl script first.

Originally posted in cdnusers.org by synthman
Cancel
Vote Up 0 Vote Down

Cancel
archive over 18 years ago

Thanks that would work. I tried another way "remove_assigns" command worked for me since the assigns were in the RTL code.

Originally posted in cdnusers.org by myazdani
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.