• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Cadence RTL Compiler: read_tcf vs read_vcd

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 14368
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cadence RTL Compiler: read_tcf vs read_vcd

mamsadegh
mamsadegh over 13 years ago

Hi

Cadence RC 9.1 

I do a gate-level simulation for a design and I capture both VCD file and TCF file for it. here is simple script for IUS:

>> probe -create -vcd testbench.dut -all -depth all

>> dumptcf -scope testbench:dut -overwrite -output tcf/01.tcf

>> run 1000ns

>> dumptcf -end

 

now I load the design in RC environment and I read switching activities using both of the commands

read_tcf works well, but read_vcd fails to perform assertions correctly. 

Why?

>> read_tcf ../NC/tcf/01.tcf

-------------------------------------------------------
Asserted Primary inputs in design              : 74 (100.00%)
Total connected primary inputs in design       : 74 (100.00%)
-------------------------------------------------------
Asserted sequential outputs          : 500 (100.00%)
Total connected sequential outputs   : 500 (100.00%)
-------------------------------------------------------
Total nets in design                 : 49760 (100.00%)
Nets asserted                        : 49640 (99.76%)
Clock nets                           : 0 (0.00)
Constant nets                        : 74 (0.15)
Nets with no assertions              : 120 (0.24%)
-------------------------------------------------------

read_vcd -vcd_module dut -module top -static -start_time 0 -end_time 1000000 ../NC/ncsim.vcd

---------------------------------------------------------------
Asserted primary inputs in design         : 74 (100.00%)
Total connected primary inputs in design  : 74 (100.00%)
---------------------------------------------------------------
Asserted sequential outputs               : 39 (7.80%)
Total connected sequential outputs        : 500 (100.00%)
------------------------------------------------------------------------------------
Total nets in design                      : 49760 (100.00%)
Nets asserted                             : 497 (1.00%)
Constant nets                             : 74 (0.15)
Nets with no assertions                   : 49263 (99.00%)
------------------------------------------------------------------------------------

 

 

 

 

  • Cancel
  • grasshopper
    grasshopper over 13 years ago

    Hi Mamsadegh,

    a number of issues in VCD reader have been addressed since 9.1. I suggest you download 11.1-USR1 or later from http://downloads.cadence.com which in all likelihood address your issues

    regards,

    gh- 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information