• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Best flow to map most key points before compare

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 14326
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Best flow to map most key points before compare

AntonioL
AntonioL over 13 years ago

 Hi All,

I saw that Conformal has "most than 1/3 of key-points mis-matched by names".

So I want to help it to map more key-points.

I used default value for set_mapping_method for my 1st Gate2Gate run.

Could I use different set_mapping_method commands incrementally to map most key-points?

 

Which is the best flow to do this in your opinion?

 

  • Cancel
  • tstark
    tstark over 13 years ago
    Hi, Antonio.

    From your post, I’m not sure if your design is NEQ.

    If your design is EQ, you can just let LEC figure out the mapping. The tool might run a little longer to resolve the mapping but it will be automatic.

    If your design is not-EQ or mapping takes a long time first consider why the key-points are not mapping by name. Ask yourself, between the two gate netlists, what could have been optimized or changed? (E.g. clock gating changes, register cloning, etc.) To show the key points that aren’t mapping by name run with set_mapping_method –name only.

    This is described in the Cadence support post (solution) here:

    http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:ViewSolution;solutionNumber=1820207

    Mapping consists of two stages. One is a quick name-based mapping and the second is a functional mapping. Functional mapping takes longer. (This is why you may see mapping quickly go to 98% but then take longer to resolve the last 2%. )

    Renaming rules aren’t often required but in this case it could help. (This is also described in the previous link.)

    Finally, if the mapping is bad then you can try remapping or phase mapping (debug shows this is needed). This is described here:

    http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:ViewSolution;solutionNumber=11514542

    Let the list know if this helped.

     

    -Noel
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • AntonioL
    AntonioL over 13 years ago

     Thanks for your reply.

     

    It's exactly I want.

    My design is NonEq and the runtime is very big but I wanted to discover if I can help LEC to map more faster the key points just to reduce the runtime.

     Regards 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information