• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. SDF file and HOLD time and SETUP time

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 61
  • Views 14950
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SDF file and HOLD time and SETUP time

archive
archive over 18 years ago



Hi,
I am just starting using the nano encounter tool. I just wonder if the sdc file we give to the encounter tool should be the same as SDC file we give to the RTL compiler?
I want to connect my synthesized block to a memory with specific setup hold time. Does anyone has an idea how to give the encounter tool the specific setup time and hold time? how to put a constrain on its output and input port for setup and hold time?

Thanks,

Houman


Originally posted in cdnusers.org by houmanh
  • Cancel
  • archive
    archive over 18 years ago

    Houman,
    It sounds like you are trying to model the external environment around your chip. This would typically be done using the set_input_delay and set_output_delay SDC constraints. Both of these have a -min and -max option that will allow you to accurately model the setup and hold time to/from your memory block. Be advised that RTL-Compiler will not use the -min constraints but will save them and write them out for SOC-Encoounter. The reason for this is that RC does not do any hold time fixing as this is best left until after P&R.

    Regards


    Originally posted in cdnusers.org by jflieder
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi,

    Thanks fo rthe information.
    Now my setup time is fine. But I still have problem with hold time.
    The problem is that the encounter tool disregard the hodl time I define for specific port in the sdc file using the command below:

    set_output_delay -clock [get_clocks {clk}] -min 0.4 [get_ports {mem_d}]

    where I want to have a 400ps hold time.

    Thanks.

    Houman


    Originally posted in cdnusers.org by houmanh
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information