Stats

  • Locked Locked
  • Replies 7
  • Subscribers 62
  • Views 21326
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to synthesize without scan cell replacement

Maso

Hi,

 I synthesize RTL with RTL Compiler.

I have setup below options.

set_attr dft_connect_scan_data_pins_during_mapping ground [find / -design *]
set_attr dft_connect_shift_enable_during_mapping tie_off [find / -design *]
set_attr dft_scan_map_mode preserve [find / -design *]

But when I finished synthesis, I always get my netlist with scan cells replacement.

How can I avoid the scan cells replacement ?

 Thanks a lot.

Parents

  • Hi, Maso.

    RC can produce a dofile for a variety of tools including LEC. The command is write_do_lec. If you are not using this command then you can try that.

    If RC has the DFT signals correctly defined then the generated write_do_lec dofile will add the needed LEC DFT constraints. If the RC has some question on the constraints (maybe not safe) then the constraints will still be there but commented out. You can then review them and uncomment them.

    One can also manually constrain nets and instances in LEC. To constrain a net you can do this:

    add primary input top/testpin/q -both
    add pin constraint 0 top/testpin/q -both

    Plus there is also "add instance constraint" for flops/latches.

     

    -Stark

Reply

  • Hi, Maso.

    RC can produce a dofile for a variety of tools including LEC. The command is write_do_lec. If you are not using this command then you can try that.

    If RC has the DFT signals correctly defined then the generated write_do_lec dofile will add the needed LEC DFT constraints. If the RC has some question on the constraints (maybe not safe) then the constraints will still be there but commented out. You can then review them and uncomment them.

    One can also manually constrain nets and instances in LEC. To constrain a net you can do this:

    add primary input top/testpin/q -both
    add pin constraint 0 top/testpin/q -both

    Plus there is also "add instance constraint" for flops/latches.

     

    -Stark

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.