• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. How to synthesize without scan cell replacement

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 62
  • Views 21333
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to synthesize without scan cell replacement

Maso
Maso over 13 years ago

Hi,

 I synthesize RTL with RTL Compiler.

I have setup below options.

set_attr dft_connect_scan_data_pins_during_mapping ground [find / -design *]
set_attr dft_connect_shift_enable_during_mapping tie_off [find / -design *]
set_attr dft_scan_map_mode preserve [find / -design *]

But when I finished synthesis, I always get my netlist with scan cells replacement.

How can I avoid the scan cells replacement ?

 Thanks a lot.

  • Cancel
Parents
  • bmiller
    bmiller over 13 years ago

     Maso,

     I am not sure I understand.  Conformal LEC fails between what two netlists?  RTL vs gates?  Are you using the recommended two-step verification flow; RTL vs mapped-gates, and mapped-gates vs final-gates?

    I originally understood that you had an LEC noneq between the RC synthesised gates and the DC DFT-Inserted gates.

     From what you describe, it is possible that LEC is having trouble understanding an RC sequential constant optimization.  Try adding "-effort high" to "set analyze option -auto" in the dofile.

     If that doesn't work, file a 'service request" (SR) on support.cadence.com.   The Conformal Customer Support engineers are very good.

     No, RC cannot write an SVF file.  It is a proprietary format.

    Regards,
    Brad

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • bmiller
    bmiller over 13 years ago

     Maso,

     I am not sure I understand.  Conformal LEC fails between what two netlists?  RTL vs gates?  Are you using the recommended two-step verification flow; RTL vs mapped-gates, and mapped-gates vs final-gates?

    I originally understood that you had an LEC noneq between the RC synthesised gates and the DC DFT-Inserted gates.

     From what you describe, it is possible that LEC is having trouble understanding an RC sequential constant optimization.  Try adding "-effort high" to "set analyze option -auto" in the dofile.

     If that doesn't work, file a 'service request" (SR) on support.cadence.com.   The Conformal Customer Support engineers are very good.

     No, RC cannot write an SVF file.  It is a proprietary format.

    Regards,
    Brad

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information