• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. How to synthesize without scan cell replacement

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 62
  • Views 21326
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to synthesize without scan cell replacement

Maso
Maso over 13 years ago

Hi,

 I synthesize RTL with RTL Compiler.

I have setup below options.

set_attr dft_connect_scan_data_pins_during_mapping ground [find / -design *]
set_attr dft_connect_shift_enable_during_mapping tie_off [find / -design *]
set_attr dft_scan_map_mode preserve [find / -design *]

But when I finished synthesis, I always get my netlist with scan cells replacement.

How can I avoid the scan cells replacement ?

 Thanks a lot.

  • Cancel
Parents
  • Maso
    Maso over 13 years ago

    Sorry for mixing two case.

    The original case -

    I set below option to do synthesis: 

    set_attribute optimize_constant_0_flops false /
    set_attribute optimize_constant_1_flops false /

    LEC can pass.

    And then I use DC DFT to insert scan chain.

    Formality fail for synthesis netlist and dft netlist.

    As mentioned in last mail, it's work to avoid scan cell replacement by using "set_attr use_scan_seqs_for_non_dft false /".

    I have re-run formality to check the result, and it can pass.

    Another case -

    I set optimize_constant to true.

    LEC fail.

    In this case, I have tried -effor high but it's no use.

    I will file a 'service reqest' on support.cadence.com later.

    You help me a lot. 

    Thanks for your help very much.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Maso
    Maso over 13 years ago

    Sorry for mixing two case.

    The original case -

    I set below option to do synthesis: 

    set_attribute optimize_constant_0_flops false /
    set_attribute optimize_constant_1_flops false /

    LEC can pass.

    And then I use DC DFT to insert scan chain.

    Formality fail for synthesis netlist and dft netlist.

    As mentioned in last mail, it's work to avoid scan cell replacement by using "set_attr use_scan_seqs_for_non_dft false /".

    I have re-run formality to check the result, and it can pass.

    Another case -

    I set optimize_constant to true.

    LEC fail.

    In this case, I have tried -effor high but it's no use.

    I will file a 'service reqest' on support.cadence.com later.

    You help me a lot. 

    Thanks for your help very much.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information