• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Can't simulate with gate delays.

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 61
  • Views 1333
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can't simulate with gate delays.

archive
archive over 18 years ago

Hi, I'm new in hardware designs and cadence tools, and I read allot of texts but I'm still with a doubt:

How can I simulate my design after synthesis with gates delay!?

I'm doing these comands in RC Compiler to synthesize:

set_attribute library /eda/xfab/xh035/cadence/xh035/D_CELLS.lib
read_hdl time_base_timer.v
read_hdl edgedetect.v
elaborate define_clock -period 125000 -name fc_clk_i
synthesize -to_mapped
write_sdf > done_tbt_delay.sdf


After that I'm using nclaunch to simulate, and doesn't matter if I use or not the sdf file every single gate stay with a delay of 100ns.

Anyone know something about it? I didn't find nothing about it in this forum...

Thanks!

PS: I'm using the xfab lib.



Originally posted in cdnusers.org by JoeArny
  • Cancel
  • archive
    archive over 18 years ago

    JoeArny,

    this, most likely has little to do with RTL Compiler an more to do with your simulation setup. Make sure you have simulation models for the cells and that you have setup all your compiler directives appropriately. `UNIT_DELAY is one commonly used to switch gate delays between a generic number and the one coming from the annotation. Also verify that the SDF got annotated without erroring when you read it in. For additional details on the simulation setup I would post on the simulation forum if there is one.

    good luck,
    gh-


    Originally posted in cdnusers.org by grasshopper
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi grasshopper, thanks about your reply..

    I'll read more about the nclaunch and go to simulation forum, as you said. :)

    About UNIT_DELAY, thanks about the Tip...!!! ;)

    []'s


    Originally posted in cdnusers.org by JoeArny
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information