• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. clock tree design

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 62
  • Views 12763
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

clock tree design

cupidsd
cupidsd over 13 years ago

Hi,

We are designing a basic clock tree for a chain of flip-flops. The method that we are using is logic effort. Since the clock tree is just a bunch of inverters, G=1. So we only need to find out H (electrical effort), which is equal to Cout/Cin.

Here, Cout is the input capacitance of the flip-flop, which could be derived from the faundry's technology documents. But how to find out Cin. Is this equal to the pad's capacitance? If yes, how large is this and where to find out the value?

 Thanks a lot. 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information