Stats

  • Locked Locked
  • Replies 3
  • Subscribers 61
  • Views 14312
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

2-dim. array of record-typed generics

archive

I have the following problem when synthesizing with RTL Compiler: I have a 2-dim. array of processing elements and each processing element gets its own set of generics. This generics are grouped into a VHDL record type. Now, I have a 2-dim. array of records as a generic variable. When instantiating the top level module, certain values are assigned to each record in the array. But in the elaborate phase, RTL Compiler sets all values in a record to zero. In my design this leads to an elaboration error, because the value zero is not allowed. How can this be avoided?


Originally posted in cdnusers.org by gus
  • archive

    Hi Gus,

    can you share some sample RTL with us? I am not clear I understand the issue you point out and the code I had that I thought was similar seems to be working.

    gh-


    Originally posted in cdnusers.org by grasshopper
  • archive

    The code goes like this: < code > type t_pe_generics_record is record 1_first_var :positive range min_length to max_length; 2_second_var :integer range 0 to 63; .... 25_fifth_var :integer range 0 to 7; end record t_pe_generics_record; type t_pe_generics_array is array(integer range<>, integer range<>) of t_pe_generics_record; entity user_logic is generic ( ... PE_GENERICS :t_pe_generics_array(1 to 2, 1 to 2); ...); port(...); uut :user_logic generic map(... PE_GENERICS => (((25values),(25values)),((25values),(25values))), ...) port map(...); < code >


    Originally posted in cdnusers.org by gus
  • archive

    The code goes like this: type t_pe_generics_record is record 1_first_var :positive range min_length to max_length; 2_second_var :integer range 0 to 63; .... 25_fifth_var :integer range 0 to 7; end record t_pe_generics_record; type t_pe_generics_array is array(integer range<>, integer range<>) of t_pe_generics_record; entity user_logic is generic ( ... PE_GENERICS :t_pe_generics_array(1 to 2, 1 to 2); ...); port(...); uut :user_logic generic map(... PE_GENERICS => (((25values),(25values)),((25values),(25values))), ...) port map(...);


    Originally posted in cdnusers.org by gus

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.