• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. few ques ..

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 61
  • Views 12792
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

few ques ..

archive
archive over 17 years ago

I just started using RTL compiler and need some ques answered / confirmed . Following are the things i gotta do . Each query is followed by the thing that i figuered out- 1. report timing b/w all inputs and outputs -- report timing -endpoints -- OR -- report timing -from [all::all_inps] -to [all::all_outs] 2. max frequency for the block -- 3. netlist hierarchy -- ungroup -flatten Thanks


Originally posted in cdnusers.org by dhruv86
  • Cancel
  • archive
    archive over 17 years ago

    Hi dhruv86,

    your message is unfortunately a little too brief hence I am not exactly sure what you were looking for but will take a stab:

    1 - report timing b/w all inputs and outputs -- report timing -endpoints -- OR -- report timing -from [all::all_inps] -to [all::all_outs]
    report timing -endpoints display the slack to all endpoints in the design. Does not sounds like what you want
    report timing -from [all::all_inps] -to [all::all_outs] display the worst path between inputs and outputs
    not sure what your needs are but you may want to do something like this instead
    report timing -from [all des inps] -to [all des outs] -num_paths N
    the all des syntax is a little cleaner and if you do -h there is a bunch of useful options there. The -num_paths is assuming you
    do not only want the worst guy but a number of them
    2 - max frequency for the block
    foreach clk [find / -clock *] { report timing -to $clk }
    This will display the WNS to each clock and then it is simple math to convert from period to frequency
    3 - netlist hierarchy -- ungroup -flatten
    Not sure what you want to do here. ungroup -flatten will remove all the hierarchy from the design. Usually that is not desirable
    since it limits the tools ability to do resource sharing and the such. If all you want is a report you can simply use
    report area
    or
    report hierarchy

    good luck,
    gh-


    Originally posted in cdnusers.org by grasshopper
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information