• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. flattening synthetic operators

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 61
  • Views 13437
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

flattening synthetic operators

archive
archive over 17 years ago

Hi, I have seen that flattening synthetic operators right after elaboration time, before any synthesis gives more efficient implementation (smaller area, faster circuit and less CPU runtime).

I want to know whether flattening operators before any synthesis has a disadvantage?


Originally posted in cdnusers.org by sporadic crash
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Hi Sporadic Crash,

    long time no post. My understanding is that ungrouping synthetic operators is not such a hot idea. Basically, the way it was explained to me is that RC will loose its ability to re-architect the DP components and also you will miss out on things like speculation and op-merging. Not sure what version of RC you are using but since 7.1 if I am not mistaken, there is also the attributes dp_postmap_upsize and downsize. This allows RC to even change DP architecture later during incremental. Seems to cost me some runtime but the results have been pretty good. I also know that there is the ability to do auto_ungrouping in 7.2 but have not played much with it. I would be curious to hear if you have.

    good luck,
    gh-


    Originally posted in cdnusers.org by grasshopper
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Hi Sporadic Crash,

    long time no post. My understanding is that ungrouping synthetic operators is not such a hot idea. Basically, the way it was explained to me is that RC will loose its ability to re-architect the DP components and also you will miss out on things like speculation and op-merging. Not sure what version of RC you are using but since 7.1 if I am not mistaken, there is also the attributes dp_postmap_upsize and downsize. This allows RC to even change DP architecture later during incremental. Seems to cost me some runtime but the results have been pretty good. I also know that there is the ability to do auto_ungrouping in 7.2 but have not played much with it. I would be curious to hear if you have.

    good luck,
    gh-


    Originally posted in cdnusers.org by grasshopper
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information