Stats

Locked Locked
Replies 2
Subscribers 61
Views 13194
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

BuildGates memory error

hello all,

i am using Cadence BuildGates tool to synthesis rtl for cmos90nm STM technology. The logic is as big as half a million gates. My issue is the BuildGates stops working after a few hours try with following error:

INTERNAL_ERROR: (mem_enomem2_from) - no memory available for allocation. Exiting...

Is there any solution for this error?
I am using all memory of a sun machine (SunOS merlin 5.8 Generic_117350-50 sun4u sparc SUNW,Ultra-1000).

any idea is welcomed.

Thanks,
Ali

Originally posted in cdnusers.org by Naderi

archive over 17 years ago

Hi Ali,

sounds like you need to add more memory to your ol' sun machine

gh-

Originally posted in cdnusers.org by grasshopper
Cancel
Vote Up 0 Vote Down

Cancel
archive over 17 years ago

Hi,
I am not sure, because the tool can always use virtual memory that is very large. I think, there should be an option for heirarchy synthesis, which uses memory more efficient.

Ali

Originally posted in cdnusers.org by Naderi
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.