• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Wanted to know the behaviour of RC on different SDC com...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 14287
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Wanted to know the behaviour of RC on different SDC command

tanyacool
tanyacool over 12 years ago

 This is something very unusual regarding the behaviour of RC on different SDC commands provided to it.

I had 2 sdc of the same design:

One sdc was which i had written it manually

Second one was the SDC generated by Spyglass tool.

The interesting thing to be noted here was that with the first SDC file, the tool was showing no error in the log while reading SDC command, but there was a error reported by the second SDC file in the logs.

The Error showed was like this:

Could not interpret SDC command. [SDC-202] [read_sdc] and that too on simple SDC commands.

create_clock

set_clock_uncertainty
set_case_analysis

 So in this case wanted to know the behavior of RC on the above SDC commands.

 

thanks 

tanyacool

  • Cancel
  • grasshopper
    grasshopper over 12 years ago

    Hi Tanyacool,

    There is no distinction between the Spyglass SDC and your hand created and the commands you mention should be fully supported provided the syntax is legal per SDC app. note

    The commands you mention are all supported in full throughout the flow so I would expect some issue in the syntax causing the errors but it is hard to tell without seeing the full log or the SDC. I suggest you share that with your local support or share with the forum if that is possible for you.

    hope this helps,

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • tanyacool
    tanyacool over 12 years ago

    hi grasshopper, 

    i just cross checked again with my designregarding the SDC written, the mistake was on my end as the memory.v was also being fed to Spyglass tool, so it was throughing the error, but the SDC which i was writting manually did not have the memory module so it was passing.

     

    Thanks for the clarification.

     Thanks 

    tanyacool

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information