• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Mapping

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 61
  • Views 13447
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mapping

archive
archive over 19 years ago

Hi All,

I am new to using Conformal. Is there a way to do a one-many mapping. I saved the current mapping and observed the map file and everything is 1-1 mapping. I tried to manualy edit the map file for 1-many but had errors in reading then. Is there a solution.

Also, I used the LTX in conformal custom to extract verilog code from transistor level netlist. Do you know a way to see that code (or save it).

Thanks
Micro


Originally posted in cdnusers.org by micro
  • Cancel
  • archive
    archive over 19 years ago

    Hi Micro,

    Mapping
    =======
    Technically, mapping is always 1 to 1! One DFF from golden can only map to One DFF on the revised. I am going to make two assumptions of what could be going on your design based on the question.

    #1:Unfolded DLAT's in the revised:
    You will need to use the command
    SETUP> set flatten model -latch_fold
    which will fold the master & slave latches in your design to DFF. This way the mapping happens cleanly

    #2:Cloned Registers:
    If you have multiple DFF's in the gate-level that need to match to a single DFF in the golden, then it is a case of register cloning. For such cases you need to specify all your multiple cloned registers, DFF's are equivalent, with the command
    SETUP> add instance equivalent . . -revised This specifies DFF1, DFF2, DFF3 are all equivalent or cloned in the gate-level design. Therefore all three flops will automatically map to 1 DFF in the golden and hence achieving your "1-to-many" mapping scenario.

    LTX Question:
    =============
    Once you have abstracted your transistor/spice level design, you can write out the resulting verilog with
    SETUP> write design -verilog

    Since I made some assumptions earlier, I will ask you contact sourcelink as they have experts who can debug the issues for you directly.

    Best Regards
    Masood


    Originally posted in cdnusers.org by makkarm
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information