• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. How to add Synthesizable delay into the module

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 13145
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to add Synthesizable delay into the module

Maheshnb
Maheshnb over 12 years ago

 Hi all,

           can u any one tell me  How to add Synthesizable delay into the module.

 

  • Cancel
  • grasshopper
    grasshopper over 12 years ago

    Hi Maheshnb,

     

    can you elaborate on what you mean by synthesizable delay ? SDC provides the constraint set_max_delay which is also available in RC native constraints as path_delay but I am not sure what you mean by synthesizable delay.

     

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information