• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Trouble with reading vcd file in RC 11.2

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 13116
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Trouble with reading vcd file in RC 11.2

Chongxi
Chongxi over 12 years ago

Hi,

 

I used Xilinx ISE to generate .vcd file for my design and then read it in RC 11.2 in order to estimate power consumption. I got the following report:

---------------------------------------------------------------

Asserted primary inputs in design         : 99 (100.00%)

Total connected primary inputs in design  : 99 (100.00%)

---------------------------------------------------------------

Asserted sequential outputs               : 528 (99.25%)

Total connected sequential outputs        : 532 (100.00%)

------------------------------------------------------------------------------------

Total nets in design                      : 3857 (100.00%)

Nets asserted                             : 1899 (49.24%)

Constant nets                             : 3 (0.08)

Nets with no assertions                   : 1958 (50.76%)

------------------------------------------------------------------------------------

Is 50.76% too high? I noticed that many nets in RC ended with _number like count[0]_436. Is this the reason?

 

Thanks,

Chongxi 

  • Cancel
  • grasshopper
    grasshopper over 12 years ago

     Seems like the Xilinx tools you are using is modifying the net names hence RC cannot annotate them. The good news is net annotation is not nearly as important since it is not what is conisdered a 'synthesis-invariant' point. In other words, tools are frequently not guaranteed to be able to keep or predict all net names. Furthermore, net activity will be recomputed by propagating the activity of the sequential outputs your successfully annotated. In fact, if all you care about is static power and not power/toggle vs timing, then recommendation would be to just do

     write_tcf -boundary_only -hierarchical . . .

     and use the TCF from that point since it will read faster and it will no longer have the nets in it.

    good luck,

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information