Stats

  • Locked Locked
  • Replies 0
  • Subscribers 62
  • Views 614
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Need help on forward body biasing and CSAFF&CHLFF circuit

ntus

 Hi fellow members!

i need help on the topic of forward body biasing.

I am currently using the 65nm process with a wp/wn ratio of 240/120 which is 2.

In regards to the body of the pmos and nmos, i normally tie them to VDD and GND respectively. However, coming upon the topic of forward body biasing i am quite confused as to how should i implement the technique? Could anyone help me out? Thanks! :)

i realize in some circuits, simply apply a "0" to the pmos body and this provides FBB. Dont seem to understand why though.

Would appreciate any form of help.

Does anyone has experience with CSAFF and CHLFF circuits? need help too.. complementary sense amplifier flipflop and complementary hybrid latch flipflop.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.