Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 13127
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How do we exclued delay cells in RC

tanyacool

 hi ,

i have thi s query regarding RC tool, as to how will the tool be able to exclude the delay cells in a design during synthesis.

 

thanks

tanyacool

  •  set_attr avoid true <list of cells to avoid>  /

     

    in general, I do not believe RC will use the delay cells since buffers are of similar size and better performance so not very likely to RC to pick the delay cells since it is not trying to close hold. For more information, please refer to the RC Timing Analysis document or the ample informatoin on timing analysis and SDC on the web.

     gh-

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.