• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. turn off the unmapped test ports, circuits

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 61
  • Views 12932
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

turn off the unmapped test ports, circuits

archive
archive over 17 years ago

Hi there,

I have two netlists. The final one with test ports and circuits inserted. It caused unmapped points. How can I turn them off in Conformal?

Many Thanks
New Conformal User
Joseph


Originally posted in cdnusers.org by jowu
  • Cancel
  • archive
    archive over 17 years ago

    Hi Joseph

    The typical setup would be:

    add pin constraint 0 scan_en -both
    add ignored output scan_out -both

    You'll also need:

    set flatten model -seq_constant
    set flatten model -gated_clock
    [set system mode lec]
    remodel -seq_constant -repeat

    Chrystian


    Originally posted in cdnusers.org by croy
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information