• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Power Difference between Analog Simulation and RTL complier...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 13293
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Power Difference between Analog Simulation and RTL complier estimation

GreenGraphene
GreenGraphene over 12 years ago
Hallo,

I am creating a standard cell library. I did analog simulation for cell design and estimated power values for the cells , lets say, NOT, NOR and NAND and I have their power values for static, dynamic, etc.

Now based on that I created library file, and used that in RTL omplier for single cell designs and when i estimate the power it goes up to several orders and I am clueless of why this is so. Any suggestions or ideas ??

The operating conditions are verified for the same such as Freq, VDD, Load Cap., etc.

Ex: for a 10nW in Virtuoso (Analog) estiamtion the equivalent estimation comes upto 80-90 nW in RTL power estimation.
  • Cancel
Parents
  • Fotios Nt
    Fotios Nt over 12 years ago

     RTL compiler has a default value for input switching activitiy (i.e how fast inputs change)

     Directly from the rc-lp manual:

    If you want a fast power analysis you can choose to apply the default switching activities.
    The tool default signal probability is 0.5, the tool default toggle rate is 0.02, and the default
    toggle rate unit is per nanosecond.

     

    If you simulate your cell using constants as an input, or a very low switching rate, you might get a huge difference. So, either change the input switching activity to what you have set in virtuoso, or do the oposite, and let us know

     

    Fotis

     

    edit: made response easier to read/understand

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Fotios Nt
    Fotios Nt over 12 years ago

     RTL compiler has a default value for input switching activitiy (i.e how fast inputs change)

     Directly from the rc-lp manual:

    If you want a fast power analysis you can choose to apply the default switching activities.
    The tool default signal probability is 0.5, the tool default toggle rate is 0.02, and the default
    toggle rate unit is per nanosecond.

     

    If you simulate your cell using constants as an input, or a very low switching rate, you might get a huge difference. So, either change the input switching activity to what you have set in virtuoso, or do the oposite, and let us know

     

    Fotis

     

    edit: made response easier to read/understand

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information