• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Not-mapped help

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 61
  • Views 13555
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Not-mapped help

archive
archive over 17 years ago

I got a unmapped point for golden when i am doing LEC (RTL vs netlist) in setup mode...
in the log file, it (DFF) is printed as NOT-Mapped...
but on the terminal, it (DFF) is displayed as Extra...
however, no NEQ is reported!
when i checked out the netlist, i found the DFF was removed for it was redudant ...
should I do some special treatment or just let it ignored?


Originally posted in cdnusers.org by yepp_hjs
  • Cancel
Parents
  • archive
    archive over 17 years ago

    This is normal. Mapping found that a DFF it could not map, but reachable, meaning that there is an unbroken connection from that flop to a primary output. i.e. that it looks like it does have an effect on the behaviour of the design.

    Compare came in and found that the flop cannot actually affect the behaviour of the design, even though it is not unreachable.

    The classical example: the Q of a flop feeds into the A pin of a AND gate, the Qbar of the same flop goes into the B pin of the AND gate. The connection to the flop doesn't matter: the output that AND gate will always be a constant zero.

    Synthesis will optimize the flop out of course.


    Originally posted in cdnusers.org by croy
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    This is normal. Mapping found that a DFF it could not map, but reachable, meaning that there is an unbroken connection from that flop to a primary output. i.e. that it looks like it does have an effect on the behaviour of the design.

    Compare came in and found that the flop cannot actually affect the behaviour of the design, even though it is not unreachable.

    The classical example: the Q of a flop feeds into the A pin of a AND gate, the Qbar of the same flop goes into the B pin of the AND gate. The connection to the flop doesn't matter: the output that AND gate will always be a constant zero.

    Synthesis will optimize the flop out of course.


    Originally posted in cdnusers.org by croy
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information