Stats

  • Locked Locked
  • Replies 0
  • Subscribers 62
  • Views 13470
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Instance name mismatch between .v and .sdf writen from RTL compiler

zczc999

Hi,

I encountered a problem when I want to do simulation of the netlist after synthesis.  After I included $sdf_annotate in initial block and then elaborate.Many warning appears, like "W, SDFINF:instance w_ctr.wbin_reg\[2\2] not found at scope level <top-level. <./fifo.sdf, line12993>". It seems that the names of the instances are different in .v and .sdf. 

 in .v,  it is (INSTANCE w_ctr\.wbin_reg\[2\]),

but in .sdf, it defines as  df2sqpd \wbin_reg[2] (......);

I changed one of the name of instances to be the same, and then the warning of this instance disappers in elaborator. But I can't change all of them mannually, I don't want to do it by script neither, because I think there should be some configurations to fix this.

Could you help me with this??

 Any reply is appreciated. Thank you!

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.